

FIG. 1




FIG. 2





FIG. 3A






FIG. 3C




FIG. 3D




FIG. 3E




FIG. 3F




FIG. 3G




FIG. 3H




FIG. 4A








FIG. 4B














FIG. 8B











FIG. 11 Timing Recovery





4-state 1-step trellis (runs at a clock rate equal to the symbol rate)



4-state M-step trellis (runs at a clock rate equal to 1/M of the symbol rate)

FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C






FIG. 15D



Systolic Implementation of Rooted Trellis Computation FIG. 16



Overall Block Diagram of FIG. 17 Parallel Viterbi Processor




FIG. 18